Research Article

|

2020, 13(8): 2192–2196

|

https://doi.org/10.1007/s12274-020-2832-7

Gate controllable spin transistor with semiconducting tunneling barrier

Shuqin Zhang1,2, Renrong Liang1,2 (*), Xiawa Wang1,2, Wenjie Chen1,2, Weijun Cheng1,2, Jing Wang1,2, and Jun Xu1,2

View Author's information

1 Institute of Microelectronics, Tsinghua University, Beijing 100084, China
2 Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing 100084, China

Keywords: spin transistor, semiconducting tunneling barrier, spin signal, gate controllable
Full article PDF
Cite this article(Endnote)
Share this article
Metric

views: 31

Citations: 0

  • Abstract
  • References
In this work, we have fabricated a single layer graphene spin transistor on SiO2/Si with a semiconducting tri-layer MoS2 as the tunneling barrier between the ferromagnetic electrodes and the graphene channel. The spin transport in this parallel heterostructure were investigated in detail. The spin switch signal was controlled by tuning the conductivity of MoS2 with different gate voltages. When MoS2 was turned off under negative back gate voltage, the spin switch signal was clearly obtained, whereas it disappeared when MoS2 was conductive under positive back gate bias. This spin transistor showed on, subthreshold and off states when back gate voltage changed from negative to positive. This work exploited a new possibility of semiconducting 2D materials as the tunneling barrier of spin valves.
Related Article
Cite this article

Gate controllable spin transistor with semiconducting tunneling barrier. Nano Res. 2020, 13(8): 2192–2196 https://doi.org/10.1007/s12274-020-2832-7

Download citation